Programmable power management architecture for power reduction

Tohru Ishihara, Hiroto Yasuura

研究成果: Contribution to journalArticle査読

9 被引用数 (Scopus)

抄録

This paper presents Power-Pro architecture (Programmable Power Management Architecture), a novel processor architecture for power reduction. The Power-Pro architecture has two key functionalities: (i) Supply voltage and clock frequency of a microprocessor can be dynamically varied, and (ii) active datapath width can be dynamically adjusted to the precision of each operation. The most unique point of this architecture is that software programmers can directly specify the requirements of applications such as real-time constraints and precision of the operations. To make programmable power management possible, Power-Pro architecture equips special instructions. Programmers can vary the supply voltage, the clock frequency and the active datapath width dynamically by the instructions. Experimental results show that power consumption for a variety of applications are dramatically reduced by the Power-Pro architecture.

本文言語英語
ページ(範囲)1473-1479
ページ数7
ジャーナルIEICE Transactions on Electronics
E81-C
9
出版ステータス出版済み - 1 1 1998

All Science Journal Classification (ASJC) codes

  • 電子材料、光学材料、および磁性材料
  • 電子工学および電気工学

フィンガープリント

「Programmable power management architecture for power reduction」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル