Pyramid bumps for fine-pitch chip-stack interconnection

Naoya Watanabe, Youhei Ootani, Tanemasa Asano

研究成果: ジャーナルへの寄稿学術誌査読

15 被引用数 (Scopus)

抄録

We propose pyramid bumps as one of the compliant bumps for realizing stacked chips with fine-pitch chip interconnections. The pyramid bumps, made of Au, are fabricated by the bump transfer method. The bump size is approximately 13 μm at the base and pitch is 20 μm. A comparative study between the pyramid bump and the conventional plated bump is carried out. It is demonstrated that the pyramid bump deforms more easily than the plated bump. This indicates that the pyramid bump has a significant advantage over the plated bump in compensating the bump height deviation and the nonuniformity in bonding pressure and that the bonding of a pyramid bump can be achieved at smaller pressing loads than those necessary for a plated bump. It is also found that the pyramid bump effectively excludes insulating resin, which is precoated on the chip surface, from the bonding interface and thereby suppresses bonding failure.

本文言語英語
ページ(範囲)2751-2755
ページ数5
ジャーナルJapanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers
44
4 B
DOI
出版ステータス出版済み - 4月 1 2005

!!!All Science Journal Classification (ASJC) codes

  • 工学(全般)
  • 物理学および天文学(全般)

フィンガープリント

「Pyramid bumps for fine-pitch chip-stack interconnection」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル