Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid

A. Sakai, T. Yamada, Y. Matsushita, H. Yasuura

研究成果: Chapter in Book/Report/Conference proceedingConference contribution

1 被引用数 (Scopus)

抄録

In this paper, we propose novel physical design techniques for a sub-quarter micron system-on-a-chip (SoC). By appropriately optimizing the routing grid space or the cell utilization ratio, the coupling effects are almost eliminated. By employing our proposed techniques on a 0.13 μm six-layer physical design, the longest path delay is significantly decreased by 15% maximum without the need for process improvement. This significant delay reduction, which corresponds to a half generation of process progress, greatly accelerates the performance of SoCs.

本文言語英語
ホスト出版物のタイトルProceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference
出版社Institute of Electrical and Electronics Engineers Inc.
ページ49-52
ページ数4
ISBN(電子版)0780376595
DOI
出版ステータス出版済み - 2003
イベントAsia and South Pacific Design Automation Conference, ASP-DAC 2003 - Kitakyushu, 日本
継続期間: 1 21 20031 24 2003

出版物シリーズ

名前Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
2003-January

その他

その他Asia and South Pacific Design Automation Conference, ASP-DAC 2003
Country日本
CityKitakyushu
Period1/21/031/24/03

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

フィンガープリント 「Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル