Semantics of a hardware design language for Japanese standardization

Hiroto Yasuura, Nagisa Ishiura

研究成果: Contribution to journalConference article査読

2 被引用数 (Scopus)

抄録

The authors propose a novel approach to the defining of the formal semantics of a hardware design language (HDL) in the Japanese LSI design language standardization project. The approach is to separate the definition of semantics from simulators. Since the semantics includes nondeterminism, it is possible to describe the vagueness of circuit behavior such as dispersion of delays without linguistic ambiguity. The authors introduce a new computation model of hardware behavior called the NES (nondeterministic event sequence) model. The NES model is a very simple model of computation in digital systems and provides an intuitive understanding of the concurrent behavior of HDL description without loss of mathematical strictness.

本文言語英語
ページ(範囲)836-839
ページ数4
ジャーナルProceedings - Design Automation Conference
DOI
出版ステータス出版済み - 1989
外部発表はい
イベント26th ACM/IEEE Design Automation Conference - Las Vegas, NV, USA
継続期間: 6 25 19896 29 1989

All Science Journal Classification (ASJC) codes

  • ハードウェアとアーキテクチャ
  • 制御およびシステム工学

フィンガープリント

「Semantics of a hardware design language for Japanese standardization」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル