Throughput Enhancement with Hardware Accelerated Resource Scheduler in Low-Latency 5G Systems

Yuki Arikawa, Takeshi Sakamoto, Shunji Kimura, Satoshi Shigematsu

研究成果: Chapter in Book/Report/Conference proceedingConference contribution

1 被引用数 (Scopus)

抄録

This paper discusses a throughput enhancement technique for a coordinated radio-resource scheduler with a hardware accelerator in low-latency 5G mobile communications systems. In these 5G systems, the scheduler will have to search for the optimal combination of antennas and mobile terminals (MTs) from a huge number of possibilities within a sub-millisecond scheduling period. Without increasing the computational resource, it would be difficult to obtain the optimal combination when the number of accommodated MTs is large. To overcome this issue, the system throughput enhancement technique dynamically controls the search space on the basis of the number of MTs. This enables the scheduler to quickly approach the optimal combination under the computational resource constraint. Simulated results revealed that the scheduler with a hardware accelerator of 15.1 Mgates can search for the optimal combination that achieves higher system throughput within a 0.2-ms scheduling period. By dynamically controlling the search space, the scheduler performs effectively regardless of the number of MTs. The new scheduler will enable a practical future low-latency 5G system.

本文言語英語
ホスト出版物のタイトル2018 IEEE 29th Annual International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2018
出版社Institute of Electrical and Electronics Engineers Inc.
ISBN(電子版)9781538660096
DOI
出版ステータス出版済み - 12 18 2018
外部発表はい
イベント29th IEEE Annual International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2018 - Bologna, イタリア
継続期間: 9 9 20189 12 2018

出版物シリーズ

名前IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC
2018-September

会議

会議29th IEEE Annual International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2018
Countryイタリア
CityBologna
Period9/9/189/12/18

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

フィンガープリント 「Throughput Enhancement with Hardware Accelerated Resource Scheduler in Low-Latency 5G Systems」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル