Variable Pipeline Depth Processor for Energy Efficient Systems

Akihiko Hyodo, Masanori Muroyama, Hiroto Yasuura

研究成果: ジャーナルへの寄稿記事

1 引用 (Scopus)

抄録

This paper presents a variable pipeline depth processor, which can dynamically adjust its pipeline depth and operating voltage at run-time, we call dynamic pipeline and voltage scaling (DPVS), depending on the workload characteristics under timing constraints. The advantage of adjusting pipeline depth is that it can eliminate the useless energy dissipation of the additional stalls, or NOPs and wrong-path instructions which would increase as the pipeline depth grow deeper in excess of the inherent parallelism. Although dynamic voltage scaling (DVS) is a very effective technique in itself for reducing energy dissipation, lowering supply voltage also causes performance degradation. By combining with dynamic pipeline scaling (DPS), it would be possible to retain performance at required level while reducing energy dissipation much further. Experimental results show the effectiveness of our DPVS approach for a variety of benchmarks, reducing total energy dissipation by up to 64.90% with an average of 27.42% without any effect on performance, compared with a processor using only DVS.

元の言語英語
ページ(範囲)2983-2990
ページ数8
ジャーナルIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
E86-A
発行部数12
出版物ステータス出版済み - 12 2003

Fingerprint

Energy Efficient
Pipelines
Energy Dissipation
Energy dissipation
Voltage
Dynamic Voltage Scaling
Scaling
Electric potential
Parallelism
Workload
Excess
Timing
Degradation
Eliminate
Benchmark
Path
Voltage scaling
Experimental Results

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Electrical and Electronic Engineering

これを引用

Variable Pipeline Depth Processor for Energy Efficient Systems. / Hyodo, Akihiko; Muroyama, Masanori; Yasuura, Hiroto.

:: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 巻 E86-A, 番号 12, 12.2003, p. 2983-2990.

研究成果: ジャーナルへの寄稿記事

@article{7f082f1ffed5499f9cbaec3555f452a8,
title = "Variable Pipeline Depth Processor for Energy Efficient Systems",
abstract = "This paper presents a variable pipeline depth processor, which can dynamically adjust its pipeline depth and operating voltage at run-time, we call dynamic pipeline and voltage scaling (DPVS), depending on the workload characteristics under timing constraints. The advantage of adjusting pipeline depth is that it can eliminate the useless energy dissipation of the additional stalls, or NOPs and wrong-path instructions which would increase as the pipeline depth grow deeper in excess of the inherent parallelism. Although dynamic voltage scaling (DVS) is a very effective technique in itself for reducing energy dissipation, lowering supply voltage also causes performance degradation. By combining with dynamic pipeline scaling (DPS), it would be possible to retain performance at required level while reducing energy dissipation much further. Experimental results show the effectiveness of our DPVS approach for a variety of benchmarks, reducing total energy dissipation by up to 64.90{\%} with an average of 27.42{\%} without any effect on performance, compared with a processor using only DVS.",
author = "Akihiko Hyodo and Masanori Muroyama and Hiroto Yasuura",
year = "2003",
month = "12",
language = "English",
volume = "E86-A",
pages = "2983--2990",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - Variable Pipeline Depth Processor for Energy Efficient Systems

AU - Hyodo, Akihiko

AU - Muroyama, Masanori

AU - Yasuura, Hiroto

PY - 2003/12

Y1 - 2003/12

N2 - This paper presents a variable pipeline depth processor, which can dynamically adjust its pipeline depth and operating voltage at run-time, we call dynamic pipeline and voltage scaling (DPVS), depending on the workload characteristics under timing constraints. The advantage of adjusting pipeline depth is that it can eliminate the useless energy dissipation of the additional stalls, or NOPs and wrong-path instructions which would increase as the pipeline depth grow deeper in excess of the inherent parallelism. Although dynamic voltage scaling (DVS) is a very effective technique in itself for reducing energy dissipation, lowering supply voltage also causes performance degradation. By combining with dynamic pipeline scaling (DPS), it would be possible to retain performance at required level while reducing energy dissipation much further. Experimental results show the effectiveness of our DPVS approach for a variety of benchmarks, reducing total energy dissipation by up to 64.90% with an average of 27.42% without any effect on performance, compared with a processor using only DVS.

AB - This paper presents a variable pipeline depth processor, which can dynamically adjust its pipeline depth and operating voltage at run-time, we call dynamic pipeline and voltage scaling (DPVS), depending on the workload characteristics under timing constraints. The advantage of adjusting pipeline depth is that it can eliminate the useless energy dissipation of the additional stalls, or NOPs and wrong-path instructions which would increase as the pipeline depth grow deeper in excess of the inherent parallelism. Although dynamic voltage scaling (DVS) is a very effective technique in itself for reducing energy dissipation, lowering supply voltage also causes performance degradation. By combining with dynamic pipeline scaling (DPS), it would be possible to retain performance at required level while reducing energy dissipation much further. Experimental results show the effectiveness of our DPVS approach for a variety of benchmarks, reducing total energy dissipation by up to 64.90% with an average of 27.42% without any effect on performance, compared with a processor using only DVS.

UR - http://www.scopus.com/inward/record.url?scp=0842289039&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0842289039&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0842289039

VL - E86-A

SP - 2983

EP - 2990

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -