VirtualScan: A new compressed scan technology for test cost reduction

Laung Terng Wang, Xiaoqing Wen, Hiroshi Furukawa, Fei Sheng Hsu, Shyh Horng Lin, Sen Wei Tsai, Khader S. Abdel-Hafez, Shianling Wu

研究成果: ジャーナルへの寄稿Conference article

87 引用 (Scopus)

抄録

This paper describes the VirtualScan technology for scan test cost reduction. Scan chains in a VirtualScan circuit are split into shorter ones and the gap between external scan ports and internal scan chains are bridged with a broadcaster and a compactor. Test patterns for a VirtualScan circuit are generated directly by one-pass VirtualScan ATPG, in which multi-capture clocking and maximum test compaction are supported. In addition, VirtualScan ATPG avoids unknown-value and aliasing effects algorithmically without adding any additional circuitry. The VirtualScan technology has achieved successful tape-outs of industrial chips and has been proven to be an efficient and easy-to-implement solution for scan test cost reduction.

元の言語英語
ページ(範囲)916-925
ページ数10
ジャーナルProceedings - International Test Conference
出版物ステータス出版済み - 12 1 2004
イベントProceedings - International Test Conference 2004 - Charlotte, NC, 米国
継続期間: 10 26 200410 28 2004

Fingerprint

Cost reduction
Networks (circuits)
Costs
Tapes
Compaction
Aliasing
Chip
Internal
Unknown

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Applied Mathematics

これを引用

Wang, L. T., Wen, X., Furukawa, H., Hsu, F. S., Lin, S. H., Tsai, S. W., ... Wu, S. (2004). VirtualScan: A new compressed scan technology for test cost reduction. Proceedings - International Test Conference, 916-925.

VirtualScan : A new compressed scan technology for test cost reduction. / Wang, Laung Terng; Wen, Xiaoqing; Furukawa, Hiroshi; Hsu, Fei Sheng; Lin, Shyh Horng; Tsai, Sen Wei; Abdel-Hafez, Khader S.; Wu, Shianling.

:: Proceedings - International Test Conference, 01.12.2004, p. 916-925.

研究成果: ジャーナルへの寄稿Conference article

Wang, LT, Wen, X, Furukawa, H, Hsu, FS, Lin, SH, Tsai, SW, Abdel-Hafez, KS & Wu, S 2004, 'VirtualScan: A new compressed scan technology for test cost reduction', Proceedings - International Test Conference, pp. 916-925.
Wang LT, Wen X, Furukawa H, Hsu FS, Lin SH, Tsai SW その他. VirtualScan: A new compressed scan technology for test cost reduction. Proceedings - International Test Conference. 2004 12 1;916-925.
Wang, Laung Terng ; Wen, Xiaoqing ; Furukawa, Hiroshi ; Hsu, Fei Sheng ; Lin, Shyh Horng ; Tsai, Sen Wei ; Abdel-Hafez, Khader S. ; Wu, Shianling. / VirtualScan : A new compressed scan technology for test cost reduction. :: Proceedings - International Test Conference. 2004 ; pp. 916-925.
@article{804a060848fb40bc8f316de636c84569,
title = "VirtualScan: A new compressed scan technology for test cost reduction",
abstract = "This paper describes the VirtualScan technology for scan test cost reduction. Scan chains in a VirtualScan circuit are split into shorter ones and the gap between external scan ports and internal scan chains are bridged with a broadcaster and a compactor. Test patterns for a VirtualScan circuit are generated directly by one-pass VirtualScan ATPG, in which multi-capture clocking and maximum test compaction are supported. In addition, VirtualScan ATPG avoids unknown-value and aliasing effects algorithmically without adding any additional circuitry. The VirtualScan technology has achieved successful tape-outs of industrial chips and has been proven to be an efficient and easy-to-implement solution for scan test cost reduction.",
author = "Wang, {Laung Terng} and Xiaoqing Wen and Hiroshi Furukawa and Hsu, {Fei Sheng} and Lin, {Shyh Horng} and Tsai, {Sen Wei} and Abdel-Hafez, {Khader S.} and Shianling Wu",
year = "2004",
month = "12",
day = "1",
language = "English",
pages = "916--925",
journal = "IEEE International Test Conference (TC)",
issn = "1089-3539",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - VirtualScan

T2 - A new compressed scan technology for test cost reduction

AU - Wang, Laung Terng

AU - Wen, Xiaoqing

AU - Furukawa, Hiroshi

AU - Hsu, Fei Sheng

AU - Lin, Shyh Horng

AU - Tsai, Sen Wei

AU - Abdel-Hafez, Khader S.

AU - Wu, Shianling

PY - 2004/12/1

Y1 - 2004/12/1

N2 - This paper describes the VirtualScan technology for scan test cost reduction. Scan chains in a VirtualScan circuit are split into shorter ones and the gap between external scan ports and internal scan chains are bridged with a broadcaster and a compactor. Test patterns for a VirtualScan circuit are generated directly by one-pass VirtualScan ATPG, in which multi-capture clocking and maximum test compaction are supported. In addition, VirtualScan ATPG avoids unknown-value and aliasing effects algorithmically without adding any additional circuitry. The VirtualScan technology has achieved successful tape-outs of industrial chips and has been proven to be an efficient and easy-to-implement solution for scan test cost reduction.

AB - This paper describes the VirtualScan technology for scan test cost reduction. Scan chains in a VirtualScan circuit are split into shorter ones and the gap between external scan ports and internal scan chains are bridged with a broadcaster and a compactor. Test patterns for a VirtualScan circuit are generated directly by one-pass VirtualScan ATPG, in which multi-capture clocking and maximum test compaction are supported. In addition, VirtualScan ATPG avoids unknown-value and aliasing effects algorithmically without adding any additional circuitry. The VirtualScan technology has achieved successful tape-outs of industrial chips and has been proven to be an efficient and easy-to-implement solution for scan test cost reduction.

UR - http://www.scopus.com/inward/record.url?scp=18144386600&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=18144386600&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:18144386600

SP - 916

EP - 925

JO - IEEE International Test Conference (TC)

JF - IEEE International Test Conference (TC)

SN - 1089-3539

ER -