VLSI DESIGN USING LAYOUT-PATTERN EXTRAPOLATION.

Kazuo Seo, Hiroshi Fujita

研究成果: Chapter in Book/Report/Conference proceedingConference contribution

1 被引用数 (Scopus)

抄録

A parameterized design methodology is one of the most effective methods of coping with the increasing design complexity of VLSI. However, the design cost of parameterized modules is very high. In order to reduce the burden on designers, a method based on inductive inference is introduced into the design process of parameterized modules. The authors present the layout-pattern extrapolator, which generates a parameterized module from some sample layout descriptions. By embedding the extrapolator in an interactive design environment, designers can easily design parameterized modules just by inputting a few sample layouts of that module.

本文言語英語
ホスト出版物のタイトルUnknown Host Publication Title
出版社IEEE
ページ826-830
ページ数5
ISBN(印刷版)0818605638
出版ステータス出版済み - 12 1 1984
外部発表はい

All Science Journal Classification (ASJC) codes

  • 工学(全般)

フィンガープリント

「VLSI DESIGN USING LAYOUT-PATTERN EXTRAPOLATION.」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル